JAVA Toolkit
| home | contact

Home > Products > All Products > IAIK IP AES FPGA

News Menu

Latest News

iSaSiLk 5.107 released!


iSaSiLk 5.107 has improved its countermeasure against variants of the PKCS#1 Bleichenbacher attack and adds support for the Application Layer Protocol Negotiation (ALPN) extension!

IAIK-JCE 5.5 released!


IAIK-JCE 5.5 fixes a signature algorithm name incompatibility in JSSE algorithm constraint checking, implements SHA-3 based signature and HMAC algorithms, and adds throughout support for using the IAIK provider without the necessity of installing it within the JCA/JCE Security framework.


Our Clients


This IP module is specialized for use on FPGA. The module makes use of the very efficient structure of CLBs for storing the intermediate value and results therefore in an area-efficient design. AES-128 encryption and decryption in ECB and CBC mode of operation is supported.


  • Functionality: AES-128, encryption & decryption
  • Mode of operation: CBC, ECB
  • Slices: 800 (Xilinx Virtex 4)
  • Clock Cycles/enc: 95 Max f (Xilinx Virtex 4): 150 MHz
  • Interface: AMBA-APB 32-bit


  • VHDL, tcl-testbench (Modelsim, Cadence), scripts for synthesis & simulation

 Further technical and sales information:

Please contact for any further information!


Please see our price list.


print    tip a friend
back to previous page back  |  top to the top of the page